AnasSarkiz/magnetic-shutter-remote-r8
A USB‑C rechargeable battery-powered ESP32‑C3 wireless controller with Li‑ion charging, protected 3.3‑V buck‑boost regulation, thermal/safety monitoring, status LEDs, buttons, programming UART, crystal clock, and 2.4‑GHz antenna matching network.
- Version
- 0.4.0-prototype
- License
- unset
- Stars
- 0
Files in (root)/tooling/R9-patches
- capacity-cleanup-manifest.json
- completed-plane-returns-manifest.json
- declared-net-drc-manifest.json
- empty-polygon-paste-manifest.json
- fixed-copper-connectivity-manifest.json
- fixed-copper-drc-manifest.json
- fixed-trace-provenance-manifest.json
- hole-gap-ranking-manifest.json
- indexed-fixed-copper-manifest.json
- model-lossless-indexing-manifest.json
- phase-plane-maps-manifest.json
- phase-source-context-manifest.json
- plane-source-anchors-manifest.json
- README.md
- saved-origin-contacts-manifest.json
Related Packages
More from this authorAnasSarkiz/muse-voice-remoteMuse Voice Remote v1.3.0: checked prototype PCB/PCBA handoff. Bare ESP32-S3R8 chip, 155 TOP parts from 56 stocked JLCPCB imports with supplier CAD retained. Exact ER-TFT028A2-4 no-touch LCD, dual microphones, TALK, physical privacy, Wi-Fi, speaker, haptic and USB-C. Includes circuit.json, Gerbers/drills, JLC BOM/CPL, segmented stencil artwork and 19 filled/capped thermal-hole map. Native/factory DRC clean; 20 tests pass. See manufacturing/FABRICATION-NOTES.md for stackup and assembly requirements. Physical device/enclosure/RF qualification, firmware and connected-service MUSE integration remain unverified.
Similar packageaura/diy-power-delivery-triggerThis hardware design implements a USB Type-C port with supporting power management and signal conditioning components, including a USB-C connector, a FUSB302 USB-C port controller, ESD protection diodes, a buck converter for 3.3V power regulation, an STM32 microcontroller for control and processing, an RGB LED indicator, push button, terminal block connections, and associated filtering and support components.
Discover something newseveibar/am3352-ram-dogbone-and-single-layer-route-testAM3352BZCZ100 processor connected to a W631GG6MB-12 DDR3 memory chip through a routed, length-matched 16-bit DDR interface with clock/data-strobe pairs and control/address signals.